San Diego Reader Network
Sign In
 [New User? Sign Up]

Sr. Engineer (Signal Integrity)

Qualcomm Inc.


Location:
Hyderabad
Date:
04/25/2018
2018-04-252018-05-25
Job Code:
1963269
Qualcomm Inc.
Apply on the Company Site
  •  
  • Save Ad
  • Email Friend
  • Print

Job Details

Job Title Sr. Engineer (Signal Integrity)
Jobid 1963269
Location: Hyderabad, IND
Job Description:
**Job Id**
E1963269
Job Title
Sr. Engineer (Signal Integrity)
Post Date
03/29/2018
Company
-
Division
Qualcomm Technologies, Inc.
-
Corporate Engineering at http://www.qualcomm.com/about/businesses/qces
Job Area
Engineering - Hardware
Location
India - Hyderabad
Job Overview
The Power & Signal Integrity Group (PSIG) resides in the Corporate Engineering unit of Qualcomm Technologies, Inc., a leader in wireless communication technology. Engineers in the Power & Signal Integrity Group work with the various business units across Qualcomm to help bring leading edge mobile products to market.


The candidate will work in a team oriented environment with a lead SI/PI engineer to provide electrical design expertise in the areas of signal integrity and power integrity for the design of wireless products and development systems. This engineer will be located in Hyderabad, India with the reference platform design teams to perform analyses and provide guidance on signal and power integrity issues while organizationally being part of PSIG in San Diego, US. Working effectively across organizational boundaries is essential as is the effective documentation and presentation of results. The candidate is expected to work closely with the platform design teams under the direction of an experienced SI engineer while applying established PSIG methodologies. The engineer will have the opportunity to influence the evolution of analysis methodologies.


Responsibilities


Perform various IO analyses using established methodologies, potentially from model extraction through simulation and reporting of conclusions. IO types include DDR memory interfaces and variety of serial interfaces.


Analyze and provide design guidance on PCB power distribution networks using established methodologies.


Document, distribute, and present results at appropriate meetings
Minimum Qualifications
3 to 7 years of experience in the following areas:

Electromagnetic theory and transmission lines

Basic signal and power integrity concepts

Commercial 3D electromagnetic field solver

Commercial SI or RF analysis tools

SPICE transient simulation including use of IBIS models
Preferred Qualifications
The following experience is a plus:


DDR and LPDDR design and analysis


High speed serial IO design and analysis


Ansys, Cadence/Sigrity, Keysight, SI/PI tools, and MATLAB desirable


Spreadsheets and similar productivity tools


Mentor or Cadence board design tools
Education Requirements
Minimum Bachelor degree in Electrical Engineering or related discipline with at least 3 years of experience, Master degree preferred
EEO employer: including race, gender, gender identity, sexual orientation, disability & veterans status.


Apply on the Company Site
Powered ByLogo

Advertisement