San Diego Reader Network
Sign In
 [New User? Sign Up]

Sr Engineer

Qualcomm Inc.


Location:
Noida
Date:
04/25/2018
2018-04-252018-05-25
Job Code:
1961277
Qualcomm Inc.
Apply on the Company Site
  •  
  • Save Ad
  • Email Friend
  • Print

Job Details

Job Title Sr Engineer
Jobid 1961277
Location: Noida, IND
Job Description:
**Job Id**
E1961277
Job Title
Sr Engineer
Post Date
03/06/2018
Company
-
Division
Qualcomm Technologies, Inc.
-
CDMA Technology at http://www.qualcomm.com/about/businesses/qct
Job Area
Engineering - Hardware
Location
India - Noida
Job Overview
Qualcomm is the largest fabless design company in the world, providing hardware, software and related services to nearly every mobile device maker and operator in the global wireless marketplace. We are an end-to-end CPU solution group based in Bangalore as part of QCOM wireless group responsible for delivering large and complex CPU sub-systems. A variety of high performance, low power CPU cores are at the heart of Qualcomms multi-tier mobile SOC roadmap. The CPUSS team is hiring talented design engineers for the development and execution for world class low power mobile devices.
Minimum Qualifications
3-5 years of Design development experience including
U-architecture and RTL development

Experience with computer architecture with expertise in one or more of the following

oCPU Low power techniques

oAMBA bus protocols

oSystem interconnects

oL1, L2 or L3 caching schemes

oARM architecture for cores and interrupt controllers

Experience with handling Lint, CDC, CLP, UPF (Power Intent)

Experience in working with Physical design team on solving timing, area and congestion issues

Experience in debugging and root causing performance issues

Excellent communication, interpersonal and teamwork skills
Preferred Qualifications
3-5 years of Design development experience including


U-architecture and RTL development


Experience with computer architecture with expertise in one or more of the following


oCPU Low power techniques


oAMBA bus protocols


oSystem interconnects


oL1, L2 or L3 caching schemes


oARM architecture for cores and interrupt controllers


Experience with handling Lint, CDC, CLP, UPF (Power Intent)


Experience in working with Physical design team on solving timing, area and congestion issues


Experience in debugging and root causing performance issues


Excellent communication, interpersonal and teamwork skills
Education Requirements
Required: Bachelor's, Electrical Engineering

*LI-IND
EEO employer: including race, gender, gender identity, sexual orientation, disability & veterans status.


Apply on the Company Site
Powered ByLogo

Advertisement