San Diego Reader Network
Sign In
 [New User? Sign Up]

Graphics Systems Engineer (Post-Silicon)

Qualcomm Inc.


Location:
San Diego, CA
Date:
04/25/2018
2018-04-252018-05-25
Job Code:
1955385
Qualcomm Inc.
Apply on the Company Site
  •  
  • Save Ad
  • Email Friend
  • Print
  • Research Salary

Job Details

Job Title Graphics Systems Engineer (Post-Silicon)
Jobid 1955385
Location: San Diego, CA, 92108, USA
Job Description:
**Job Id**
T1955385
Job Title
Graphics Systems Engineer (Post-Silicon)
Company
-
Division
Qualcomm Technologies, Inc.
-
CDMA Technology at http://www.qualcomm.com/about/businesses/qct
Job Area
Engineering - Systems
Location
California - San Diego
Overview
Job Overview

Qualcomm’s Graphics PSE team is a part of the Graphics System team and is responsible for the overall quality of the Graphics IP in silicon. As a member of our Graphics PSE team, you will be working closely with architects, designers, verification and software engineers to help validate and productize the next generation graphics core for mobile devices. In this position, you will be responsible for improving our post-silicon validation coverage and test methodologies as well as creating GPU bring-up test-plans that validate both electrical and functional features within the GPU. Providing debug support for silicon bring-up issues as well as customer returns is also required.
We are looking for highly motivated engineers that enjoy working in a fast-paced environment with minimal guidance. Candidates must have strong communication and teamwork skills and approach difficult challenges as learning opportunities. There are multiple opportunities, ranging from entry-level to leadership level roles
**Minimum Qualifications:**

Candidate will have a previous experience working in emulation and silicon environments. Candidates are expected to have experience in:
+ Post-silicon enablement and bring-up

+ Emulation environments for development and debug

+ Debugging low level software, logic and electrical issues

+ Familiarity with leading edge technology node development and challenges

+ Debug tools including JTAG and kernel debuggers

+ GPU and SoC architectures

+ GPU APIs (Direct3D/OpenGL/OpenCL/)

+ Understanding of power, performance and thermal

+ Experience programming in C/C++ Basic familiarity with Verilog/SystemVerilog **Preferred Qualifications:**

+ Validation and debug of mixed-signal IP

+ Experience with at least one of: Perl, Python, TCL

+ Familiarity with low power design concepts

+ Familiarity with ARM Coresight IP is desirable

+ Familiarity with DFT/DFD

+ Comfortable using an Oscilloscope, logic-analyzer and related lab equipment for measurements and debugging
Education Requirements
Required: Bachelor's, Computer Engineering and/or Computer Science and/or Electrical Engineering

Preferred: Master's, Computer Engineering and/or Computer Science and/or Electrical Engineering
EEO employer: including race, gender, gender identity, sexual orientation, disability & veterans status.


Apply on the Company Site
Powered ByLogo

Advertisement